







AMD AM4 B550







01	Cover Sheet	36	Audio ALC1200-VD1	67	MCU - LED Control
02	Block Diagram	37	Audio DePop	68	LED - Power / JPIPE
03	FM4 DDR4 I / F	38	USB Power - UP7501	69	LED - JRGB1/2_JRANBOW1/2
04	AM4 PCIE / SATAE	39	Front USB2.0 Header	70	LED - Mystic Light
05	AM4 Display / Audio	40	Front USB3.0 Header	71	BOM Option
06	AM4 SVI / ACPI / GPIO	41	Front USB3.1 Type C / MUX	72	Manual Parts
07	AM4 LPC / SPI / USB / CLK / STRAP	42	Rear USB3.0 + PS2 + F75504A	73	SMB MAP
08-09	AM4 Power / VDDIO_AUDIO Power / GND	43	Rear USB3.1 / Redriver	74	PG MAP
10	RTC / CMOS	44	Rear USB3.1 Type A / redrive	75	GPIO MAP
11-14	DDR4 - POWER / GND	45	Rear USB3.1 Type C / mux	76	Power Sequence
15	Promontory - PCIE / SATA / SATAE	46	GL850G	77	Power Map
16	Promontory - USB / OC	47-48	HDMI / Display	78	History
17	Promontory - CLK / ACPI / GPIO	49	CPU Power ISL RAA229004 10+2		
18-19	Promontory - Power / GND	50	50 CPU PWR ExDriver IC ISL6617A		
20	PCI_E1 (X16)	51	CPU Power Vocre Phase 1-4		
21	PCI_E4 (X4)	52	CPU Power Vcore Phase 5-10		
22	PCI_E2/E3/E5/E6_X1	53	CPU Power NB Phase 1-2		
23	PCIE GEN3 SWITCH	54	XXXXXXXXXXXXXXXXXXXXX		
24	M2_1 PCIE/SATA(KEY_M)	55	CPU power 1.8_S0 / S5		
25	M2_2 PCIE Only(KEY_M)	56	CPU power VDDP - NB503		
26	M2_WiFi1(KEY_E)	57	VRM PWRGD		
27	SIO NCT6687D-R	58	DDR Power - RT8125H		
28	SIO HW Monitor	59	DDR PWR-MP2329G-VPP25 / VTT		
29	FAN TYPE-N CPUFAN1	60	PM - SY8288/PM_1P05/PM_2P5V		
30	FAN TYPE-M PUMPFAN1	61	PM -TPS22976DPUR_VCC33		
31	FAN TYPE-M SYSFAN1/2	62	OV Control - NCT3933		
32	FAN TYPE-M SYSFAN3/4	63	OV 12VIN - RT9553B		
33	FAN TYPE-M SYSFAN5	64	ACPI - 3VSB / 5VDIMM		
34	LAN - RTL8111H	65	ATX Power - FrpntPanel / EMI		
35	LAN - RT8125B	66	LED - EZDEBUG / AMP		









2020.04.06




MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size Custom	Document Description AM4 Display / Audio		Rev 10
Date: Tuesday, April 21, 2020		Sheet 5 of	78




Strapping Options




	LPCCLK1	SPI_CLK	LPCCLK0
PULL HIGH	Configured for Internal clock generator (Default)	Use 48Mhz crystal clock and generate both internal and external clocks (Default)	PSP should modify SPI page register bits [25:24] to remap physical ROM to upper image (Default)
PULL LOW	Configured for External clock generator ?????	Use 100Mhz PCIE clock as reference clock and generate internal clocks only	PSP should not modify SPI page register bits [25:24]








	AGPIO3	LFRAME	SYSREST#
PULL HIGH	Enhanced Reset logic (Default)	SPI ROM (Default)	Normal reset mode (Default)
PULL LOW	Traditional Reset logic	LPC ROM	short reset mode




MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	AM4 LPC / SPI / USB / CLK / STRAP	10
Date: Tuesday, April 21, 2020 Sheet 7 of 78		



SPI ROM (1.8V)




MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	AM4 LPC / SPI / USB / CLK / STRAP	10
Date: Tuesday, April 21, 2020 Sheet 7 of 78		




GND


AM4
PART 9 OF 9






RTC & Clear CMOS Circuit



Clear CMOS button









MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description	Rev	
Custom	DDR4 - DIMM CH-B	10	
Date: Tuesday, April 21, 2020	Sheet 12	of 78	

av1:D08-0301100-B07








DIMM SLOT PN BY SPEC



DDR VREF

(place resistors close to DIMMs)











MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	DDR4 - POWER/GND-1	10
Date: Tuesday, April 21, 2020		Sheet 13 of 78

DDR VREF
(place resistors close to DIMMs)





M2_2/PCI_E2/E3 Share

SATA5_SATA6

PCI_E4

LAN 1G


WIFI+BT

LAN 2.5G


PCie/SATA combo mode select (GPP[5:4]/SATA[5:4])
0:SATA Mode
1:PCIE Mode

SATA Connector


SATA1_2



SATA3_4




SATA5_6



MICRO-STAR INT'L CO.,LTD

MS-7C91


Size	Document Description	Rev
Custom	Premium - PCIE/SATA	10
Date:	Tuesday, April 21, 2020	Sheet 15 of 78










USB mapping

USB_SSP_TX/RX[0] + USB_HSDP/N[0] + USB_OC0N
USB_SSP_TX/RX[1] + USB_HSDP/N[1] + USB_OC1N



USB_SS_TX/RX[0] + USB_HSDP/N[2] + USB_OC2N
USB_SS_TX/RX[1] + USB_HSDP/N[3] + USB_OC3N
USB_HSDP/N[4] + USB_OC4N
USB_HSDP/N[5] + USB_OC5N
USB_HSDP/N[6] + USB_OC6N
USB_HSDP/N[7] + USB_OC7N
USB_HSDP/N[8] + USB_OC7N
USB_HSDP/N[9] + USB_OC7N







5551_1_07 check list
400 Series: Ceramic capacitors.
VCC25:1uF/0402



GND

PROMONTORY







MICRO-STAR INT'L CO.,LTD

MS-7C91



Size	Document Description	Rev
Custom	Premium - GND	10
Date: Tuesday, April 21, 2020	Sheet 19 of 78	

PCI EXPRESS x16 Slot

PCI_E1



2020.03.25








PCI Express x16 Slot		
+12V		- 5.5 A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	PCI E2 (X16)	10
Date: Tuesday, April 21, 2020	Sheet	20 of 78

PCI EXPRESS x4 SLOT

PCI_E3 X4



PCI Express x4 Slot		
+12V		- 2.1A
+VCC3		- 3A
+3V3_S5	(wake)	- 375mA
+3V3_S5	(no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size Custom	Document Description PCI_E3 (X4)	Rev 10
Date: Tuesday, April 21, 2020		Sheet 21 of 78

PCI EXPRESS X1 SLOT

20,21,67 SCLK_PCIE
20,21,67 SDATA_PCIE

D



C

B

A


PCI_E2

support GEN3




PCI_E4

support GEN3



PCI Express x1 Slot *3	
+12V	- 1.5 A
+VCC3	- 9A
+3V3_S5 (wake)	- 1.125A
+3V3_S5 (no wake)	- 20mA



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	PCI_E2/E4_X1	10
Date:	Tuesday, April 21, 2020	Sheet 22 of 78


M.2 1 Connector

VCC3 4.25A
Max: 14W

M2下方零件擺放限高要小於0.9mm的零件

2020.03.25

LANE REVERSE TO SUPPORT SATA SSD



PCIE/SATA Mode




PLN#

2020.03.25

2020.04.07

2020.03.25 SMBUS Level Shift IC

2020.04.16



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size Custom	Document Description M2_1 PCIE/SATA Mode(KEY_M)	Rev 10
Date: Tuesday, April 21, 2020		Sheet 24 of 78



M.2 2 Connector

M2下方零件擺放限高要小於0.9mm的零件


VCC3 4.25A
Max: 14W











M2 2 use have four-hole footprint
V0A/1.0 BOM : N15-0670330-L06
V2.0 BOM : N15-0671160-F02



EMI NEAR CONNECTOR





3VSB C667 X 0.1u16X








10uP+0.1uP+0.01uP at one end of socket in support of 3.3 V3V pins 2 and 4.
10uP+0.1uP+0.01uP at the other end of the socket in support of 3.3 V3V pins 70 and 72.

MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description		Rev
Custom	M2_2 - WIFI+BT		10
Date: Tuesday, April 21, 2020		Sheet 26 of 78	1




By PM Define FAN name	
FAN MODE USE	FAN
GP43	CPUFAN1
GP42	CPUFAN2
GP41	SYSFAN1
GP40	SYSFAN2
GP37	SYSFAN3
GP36	SYSFAN4
GP35	SYSFAN5
GP34	SYSFAN6

By PM Define FAN name	
SHOW FAN MODE USE	FAN
GP32	CPUFAN1




HW Monitor - Voltage

SIO HM Voltage over 2.048V will not detect




TEMP SENSOR



PM RESET

CPU RESET

SIO_3VA



$$\begin{aligned} V_{out} &= V_{ref} * (1 + (R1/R2)) \\ &= 0.8 * (1 + (10K/3.16K)) \\ &= 3.33V \end{aligned}$$




MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	SIO - HW Monitor	10
Date:	Tuesday, April 21, 2020	Sheet 28 of 78

CPUFAN1 TYPE N : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


- 1.Mode GPIO BIOS can switch PWM/DC MODE
- 2.FM:BIOS can read FAN PWM/DC MODE



PUMPFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE



SYSFAN1

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE



SYSFAN2

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can switch PWM/DC MODE



SYSFAN3

TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE


1.Mode GPIO BIOS can swtich PWM/DC MODE



SYSFAN4


TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE

1.Mode GPIO BIOS can swtich PWM/DC MODE




```
SYSFAN6 TYPE M : 4 PIN CPU FAN USE NCT3961S USE PCH GPIO CONTROL FAN MODE
```

1.Mode GPIO BIOS can swtich PWM/DC MODE




MS-7C91

Size Custom	Document Description FAN TYPE-N SYSFANS	Rev 10
Date: Tuesday, April 21, 2020	Sheet 33 of 78	

RTL8111H Giga LAN

2020.04.16








MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size Custom	Document Description RTL8111H Giga LAN	Rev 10
Date: Tuesday, April 21, 2020		Sheet 34 of 78



$$V_{out} = V_{ref} * (1 + (R1/R2))$$

$$= 0.8V * (1 + (22.6K/120K))$$



$$= 0.95V$$

ALC1200-VD1 48PIN






USB Power



Rear (6.7A)

Front (6.8A)








MICRO-STAR INT'L CO.,LTD

MS-7C91

Size Custom	Document Description USB Power - UP7501	Rev 10
Date: Tuesday, April 21, 2020	Sheet 38 of 78	




Front USB2.0 (JUSB2) Form GL850G USB2.0 HUB

5V@1A







Front USB2.0 (JUSB1) Form GL850G USB2.0 HUB

5V@1A




Front USB3 180°
BOX Header(JUSB3)
5V@1.8A



GEN1
1.8A


PS2+USB (USB2.0)




USB Flash BIOS

F75504A colay F75504






F75504A/F75504 layout placement must meet to spi/usb trace length spec with host.
As for as possible place near to host.



CPU USB_OC






Rear USB3.1 GEN1 5V@1.8A



MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size	Document Description	Rev
Custom	Rear USB3.1	10
Date: Tuesday, April 21, 2020	Sheet 43 of 78	


TYPE-A PI3EQX1004 Redriver



GEN2 0.9A

2020.04.16

1.0 BOM






EQ	dB	
0	10.9	0 to GND
R	6.7	68K to GND
F	8.9	NC
1	13.1	0 to VDD

		EQ	FG
USB3_TX4	A	R	F
USB3_RX4	B	R	L
USB3_TX3	C	R	F
USB3_RX3	D	R	L

FG	dB	
0	-3	0 to GND
R	-1.5	68K to GND
F	0	NC
1	2	0 to VDD

USB Type-C MUX with Configuration Channel (CC)

[illegible]


Size Custom	Document Description Rear USB3.1 Type C / mux	Rev 10
Date: Tuesday, April 21, 2020		Sheet 45 of 78

GL850G USB2.0 HUB

5V_FUSB

Note: Not used OC Function For HUB Self
Please connect to OC pin of PCH Respectively.

Note: Please connect to USB Power Source.




MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	GL850G	10
Date: Tuesday, April 21, 2020	Sheet 46 of 78	

For HDMI 1.4

[illegible]






如果用DIODE SA測試電壓會不過

[illegible]


Figure 10 shows the pin connections for the D0G-28B030C-U33 component. The component is a small black package with two pin headers, UH2 and UH3, and a central pin header labeled UT148ZAD5A. The connections are as follows:

- UH2:**
 - Pin 1: HDMI_DATA0_DN
 - Pin 2: HDMI_DATA0_DP
 - Pin 4: HDMI_DATA2_DN
 - Pin 5: HDMI_DATA2_DP
- UH3:**
 - Pin 1: HDMI_DATA1_DP
 - Pin 2: HDMI_DATA1_DN
 - Pin 4: HDMI_DATA_CLK_DP
 - Pin 5: HDMI_DATA_CLK_DN
- UT148ZAD5A:**
 - Pin 10: HDMI_DATA0_DN
 - Pin 9: HDMI_DATA0_DP
 - Pin 7: HDMI_DATA2_DN
 - Pin 6: HDMI_DATA2_DP






The component is labeled **D0G-28B030C-U33**.




2020.04.13









CPU_CORE Driver IC VCore Double 10-PHASE




MICRO-STAR INT'L CO.,LTD			
MS-7C91			
Size	Document Description		Rev
Custom	CPU Power Phase Double IC SPS		10
Date: Tuesday, April 21, 2020^		Sheet 50 of 78	






Dr.MOS 5V Level





Dr.MOS 3.3V Level



49 NB_TSEN << NB_TSEN






 MSI <small>Micro-Star International</small> <i>Link to the Future</i>			MICRO-START INTL CO.,LTD.		
Title CPU Power NB Switch / NCT3933 OV					
Size Custom	Document Number MS-7C51				Rev 10
Date: Tuesday, April 21, 2020		Sheet 54		of 78	

CPU 1.8V_S5@0.5A
CPU_VDDP_S5@1A
AUDIO1.8V@0.25A


Continuous Conduction Mode (CCM)

CPU 1P8 BST、CPU 1P8 BST R >50 mils.

OCP = 6.5A

$$I_{max} = 3.75A(S5 + S0)$$


CPU 1.8V_S0@2A



DDR_PWRGD

CPU_VDDP

CPU_1P8

VDD33



MICRO-STAR INT'L CO.,LTD


MS-7C91

Size Custom	Document Description CPU Power 1.8_S0/S5	Rev 10
Date: Tuesday, April 21, 2020		Sheet 55 of 78

CPU_VDDP_S0

0.9V@S0:8.5A

Input Current = $(13A \cdot 0.9V) / 12V / 0.8 = 1.22A$
 Choke Isat = 8A
 $I_{rms} = I_{out} \cdot \sqrt{((V_o/V_i) \cdot (1 - (V_o/V_i)))}$
 $= 13 \cdot \sqrt{((0.9/12) \cdot (1 - (0.9/12)))} = 3.42A$
 Choke I_{rms} = 5A




TYPE0 CPU SEL
 0:RV/RR/CR
 1:BR/SR/PR/MTS/VR

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	0
NA		0	0
SR	2	CPU_VDDP1 NOT SUPPORT TYPE2	
RV/ZP	3	1	0
MTS	4	CPU_VDDP1 NOT SUPPORT TYPE4	
RR	5	1	0
VM	6	CPU_VDDP1 NOT SUPPORT TYPE6	
CR	7	1	0


CPU_VDDP_S5

0.9V
 S5:1A



ALL POWER GOOD MUX


S0 PG



For other PWR_GOOD keep High use

When you use external buffer then you cannot let APU PWR_GOOD pin float in any sleep state. If you're buffer use 3.3V_S0 and you need Pull-down 100K. If you're buffer use 3.3V_S5 and you don't need PD.


VRM_Enable circuit



2020.03.23
D2 Removed

2020.03.23

S5 PG



MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	VRM PWRGD	10
Date:	Tuesday, April 21, 2020	Sheet 57 of 78

DDR4_1.2V@28.7A

18A FOR CPU

9.5A FOR 4DIMM

1.2A FOR DDR VTT

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{Low side}) / \text{Iocset} \\ &= 1.5 * 28.7\text{A} * 2\text{mohm} / 10\text{uA} \\ &= 8.61\text{K} \end{aligned}$$

OCP = 43.05A; Choke Isat=43A

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{low}) / \text{Iocset} \\ \text{R639} &= 1.5 * 28.7 * 2\text{mohm} / 10\text{uA} \\ \text{R639} &= 8.61\text{K} \end{aligned}$$

Rdson(Low Side) 5V
D03-4C02403-005: 3.3 ~ 4mohm

$$\begin{aligned} 10\text{mV} * (1.96\text{K} / 2.96\text{K}) &= 6.62\text{mV} \\ \text{REFIN}(\text{R625}) &= 6.62\text{mV} / 10\text{uA} = 662\text{R} \end{aligned}$$

DDR VR EN
FROM SIO_VDDQ_EN: R230/R220 stuff
FROM VPP_VR_PG: R230/R220 un stuff

Default: FCCM
L: FCCM
H: DEM

Default: FCCM
4.5V: FCCM
2.37V: DEM

$$\begin{aligned} \text{Rocset} &= 1.5 * \text{Imax} * \text{Rdson}(\text{Low side}) / \text{Iocset} \\ &= 1.5 * 28.7\text{A} * 2\text{mohm} / 10\text{uA} \\ &= 8.61\text{K} \end{aligned}$$

$$\text{Input Current} = (28.7 * 1.2) / 5 / 0.8 = 8.61\text{A}$$

L04-68B7350-T15

CH0-0.68u15A5mS

C71-56106R1-N07

2020.03.31
L04-47B71F0-T15

CH0-0.47u35A0.88m

C71-56106R1-N07

C71-56106R1-N07






MICRO-STAR INT'L CO.,LTD


MS-7C91

Size	Document Description	Rev
Custom	DDR Power - 8125H	10
Date: Tuesday, April 21, 2020	Sheet 58 of 78	

2.5V@2.24A




To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



MS-7C91

Size Custom	Document Description DDR VPP25 / VTT	Rev 10
Date: Tuesday, April 21, 2020		Sheet 59 of 78

Width: > 80mil




2.5V@900mA



Size Custom	Document Description PM - SY8288/PM_1P05/PM_2P5V	Rev 10
Date: Tuesday, April 21, 2020	Sheet 60 of 78	

PROM VCC33

VCC33@0.2A



MICRO-STAR INT'L CO.,LTD



MS-7C91

Size Custom	Document Description PM - XXXXXXXX	Rev 10
Date: Tuesday, April 21, 2020	Sheet 61 of 78	



Over Voltage Control IC

UPI VOLTAGE CONSOLE

ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%



6.27.49 SIO_SMB_MSCLE SIO_SMB_MSCLE
6.27.49 SIO_SMB_MSDA SIO_SMB_MSDA



6.11.24 SCLK0 SCLK0
6.11.24 SDATA0 SDATA0




MICRO-STAR INT'L CO.,LTD

MS-7C91

Size	Document Description	Rev
Custom	OV Control - NCT3933	10
Date:	Tuesday, April 21, 2020	Sheet 62 of 78

CPU POWER CONNECTOR



$$\Delta V_{ILIM} = 10\mu A * [(60.4K * 40.2K) / (60.4K + 40.2K)] = 226mV$$


$$I_{sense} = V_{ILIM} / 100 * R_{sense}$$

$$\Delta I_{sense} = 226mV / 100 * 0.63m = 3.58A$$



Vcore		SOC	
D=Vout/Vin		D=Vout/Vin	
Vin = 12	> input voltage	Vin = 12	> input voltage
Vout = 2	> output Vcore	Vout = 1.55	> output Vcore
D = 0.166667		D = 0.129167	
I_o = Icore(max)*0.8		I_o = Icore(max)*0.8	
I core(max) = 200	> Vcore current	I core(max) = 75	> Vcore current
I avg. = 160	A	I avg. = 60	A
I ripple={ I_o*√D*√(1-D) } / Phase		I ripple={ I_o*√D*√(1-D) } / Phase	
Phase = 10	phase	Phase = 2	phase
I ripple = 5.962848	A	I ripple = 10.06153	A
How many pcs. Of Cap.		How many pcs. Of Cap.	
I ripple(cap) = 4700	m A	I ripple(cap) = 4700	m A
COE _{TEMP} = 1		COE _{TEMP} = 1	
Input Cap. = 2	pcs.	Input Cap. = 3	pcs.

RT9553B CURRENT SENSE


RT9553 PIN5: When start OV/UV, RESET delay time can meet SPEC 15us.



2020.03.25




5VDIMM FOR DDR




3VSB cost down
3.3V@4.305A


CPU:VDD_33_S5=0.25A
CHIP:VDD_33_S5=0.07A
PCIE=(375mA*5)=1.875A
M.2WIFI= 0.78A
RT8111H LAN=0.18A
PM_1P05_S5 :0.05A
PM_2P5V :0.9A(Modern Standby)
PCH VCC33 :0.2A(Modern Standby)




5VDUAL For 3VSB/CPU1.8V/VDDP



FRONT PANNEL



2020.04.13



MS-7C91

Size Custom	Document Description ATX power - FrontPanel / EMI	Rev 10
Date: Tuesday, April 21, 2020		Sheet 65 of 78

EZ Debug LED

The diagrams show four separate LED driver circuits, each controlled by a different GPIO pin. Each circuit consists of a MOSFET (Q15, Q19, Q22, Q23) driven by a GPIO pin through a resistor (R115, R104, R130, R137). The LED is connected between VCC5 and the MOSFET drain. The source of each MOSFET is connected to ground through a resistor (R115, R104, R130, R137).

LED	GPIO	EGPI096	GPIO45	GPIO47	default Input
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	

LEDGPIO	GPIO44	EGPIO96	GPIO45	GPIO47	default Input
亮	OPEN-Drain	GPO LOW	GPO LOW	GPO LOW	
滅	GPO LOW	GPO HIGH	OPEN-Drain	OPEN-Drain	


LED_SW1 FORM SIO

D0C-040P100-H91/D0C-040S500-E07

LED_SW1 for ALL LED OFF

```
B-C: LED ON (default)
B-A: LED OFF
```

2020.03.25



MICRO-STAR INT'L CO.,LTD

MS-7C91



Size Custom	Document Description LED - EZ DEBUG / AMP	Rev 10
Date: Tuesday, April 21, 2020		Sheet 66 of 78

48 PIN LED MCU

If you use ADC function, need to separate VREF from AVDD and 4 09VREF stuff for VREF.

ADDRESS:0X52




2020.03.26
R806/R807



Clear MCU Circuit



Control	Net Name	PWM USE
PCH	LED_DATA1	No Use
AUDIO Cover	LED_GPIO_01	No Use
MOS/IO cover	LED_GPIO_02	No Use
JRAINBOW1	LED_GPIO_03	No Use
JCORSAIR1	LED_DATA2	No Use
JRGB1/JRGB2	PWM1/ PWM2	PWM1/ PWM2
Board Side LED	COM 1~8	PWM3
Board Side LED	COM 9~13	PWM2







COM1~8 for PWM3
According to demand configuration.
Can configuration COM1~8,
To achieve 8 group Non-synchronized
onboard LED control.

COM9~13 for PWM2
According to demand configuration.
If SPEC. don't have JRGB2,
Can configuration COM9~13,
To achieve 5 group Non-synchronized
onboard LED control.

PS. COM1 is the first action block,
next is COM2, and so on.

Pin15,16 can configure to master
smbus if spec requirement.




MICRO-STAR INT'L CO.,LTD

MS-7C91

Size Custom	Document Description MCU - LED Control	Rev 10
Date: Tuesday, April 21, 2020		Sheet 67 of 78

EXTERNAL POWER INPUT



External Power

2A Connector

N32-1020CB1-H06

JPWRLED1
BH1X2H-2PITCH_BLACK-HF

The diagram shows a 2-pin connector (JPWRLED1) with pins 1 and 2. Pin 1 is connected to a red wire labeled LED_VCC5_IN. Pin 2 is connected to a red wire that passes through a 100K1%4 resistor (R699) and then to a red wire labeled LED_VCC5_IN. A blue capacitor (C592, 0.1uF6X) is connected between the red wire (before the resistor) and ground. The ground symbol is connected to the blue wire of the connector.

LED_VCC5_IN

C592
0.1uF6X

100K1%4 R699

LED_VCC5_IN

JT1 for FW update

JT1

LED_VCC5

1 ICE_DAT 67

2 ICE_CLK 67

3 ICE_CLK 67


4 LED_RST# 67

5 LED_RST# 67

H1X5M_BLACK-HF

N31-1050121-H06


JF1 for Factory test




MS-7C91

Size Custom	Document Description LED - Power / JPIPE	Rev 10
Date: Tuesday, April 21, 2020		Sheet 68 of 78



JRGB1



JRGB2



JRAINBOW1







JRAINBOW2

MICRO-STAR INT'L CO.,LTD

MS-7C91




Size Custom	Document Description LED - JRGB1/2_JRANBOW1/2	Rev 10
Date: Tuesday, April 21, 2020	Sheet 69 of 78	

BOARD SIDE LED *6



2.1 BOM

1.0 BOM




MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size Custom	Document Description LED - Mystic Light - 1	Rev 10
Date: Tuesday, April 21, 2020	Sheet 70 of 78	

5	4	3	2	1
D				D
C				C
B				B
A				A
5	4	3	2	1






MICRO-STAR INT'L CO.,LTD		
MS-7C91		
Size Custom	Document Description BOM Option	Rev 10
Date: Tuesday, April 21, 2020		Sheet 71 of 78

CPU Socket




E95-000022-A91

Simulation



Optics Orientation Holes



2020.04.15

MANUAL PART

AMI_LAB1
G51-M1SPXXA-A09
G51-M1SPXXA-A09

CFOS1
Y02-MU00170-CFO
Y02-MU00170-CFO

HDMI_LA1
Label
HDMI1
HDMI LABEL
Y01-RHDMI03-000

MKT_LA1
Label
MKT_LABEL
X_MKT LABEL
G51-M1SPP78-Q13



AVL1: D06-0100161-F52
D06-0100101-K26


PCB

PCB




PD0-07C9121-E48
PD0-07C9121-G37

MOS HEATSINK



2020.04.15

PCH HEATSINK




2020.04.15

M2 COVER

IO BRACKET

DDR COVER




20190201 Remove DDR_COVER1

Moat CAP

Reserve for bypass 12VIN noise use



Reserve for bypass VCC5/VCC3/3VSB noise use



2020.04.14